# EECS-343 Operating Systems Lecture 5: Virtual Memory & Paging

Steve Tarzia Spring 2019



#### Announcements

- Project 1 due yesterday
- Late policy: up to two days at 10% off per day
- HW 1 due Monday
- Project 2 due the following Monday
  - It's much more difficult than Project 1!
- Additional weekly office hours: Tuesdays 2-4pm in Wilkinson

#### Last Lecture

- Defined two conflicting metrics: *turnaround time* and *response time* 
  - Cannot optimize both must tradeoff, or balance, the two
- Optimized by *shortest job first* and *round robin*, respectively
- Context switching overhead is due to the CPU caches
  - CPU keeps most recently used data in nearby caches, so it's more efficient to let an ongoing process continue.
- *I/O-blocked* processes make progress without using the CPU
  - We should prioritize I/O-bound processes

• Multi-Level Feedback Queues are often used in real OS schedulers

- Prioritizes "polite" processes that use little CPU time when scheduled
- CPU-bound processes squander their time quotas and lose priority

# Program's view of the Machine



- Programs are compiled to run **alone** on a machine with **lots of memory**.
  - "64-bit" machine = 2<sup>64</sup> bytes of memory
  - "32-bit" machine = 2<sup>32</sup> bytes = 4GB of memory (xv6 is a 32-bit OS).
- In reality:
  - Programs share memory with others
  - Machine has less than the maximum amount of memory.

# Virtual Memory

- Splits memory between various processes,
- But gives each process the illusion that it has the full address space.
  - Code uses *virtual memory addresses* 
    - Called "logical address" by Intel
  - CPU somehow translates to *physical addresses* assigned to that process
- Virtual memory also gives the illusion that memory is huge.
  - OS *swaps* memory to disk if there is no space in physical memory. (More on this in later lectures.)
- So, no memory is moved during context switch.
- We just need to configure the CPU to use a different virtual-to-physical address translation



# Virtual Memory

- Virtual Memory allows the OS and hardware to control how CPU instructions' memory addresses are translated to physical memory addresses.
  - adds a layer of *indirection* between programs and the physical memory.
- Virtual Memory gives each programs the illusion that it is not competing with other processes for use of the machine's memory
  - This does not exactly mean that a program can access the full address range
  - OS may still place restrictions on what memory can be accessed
  - *sbrk* or *mmap* syscalls may be required for a process to request access to areas of its address space.
- VM is disabled at boot time, but soon used by both kernel & user code

# Segmentation

- Modern systems use *paging* to translate virtual memory addresses
- Earlier systems used *segmentation*, which is simpler:
  - Each process has a memory segment for its code, stack, and heap.
  - Segments can be any size, defined by a *base* and *bound* (size)
  - Memory accesses are offset by the appropriate base and checked that they don't fall outside the bounds (otherwise you get a segmentation fault).
- Segment registers (or table) would be altered by the OS on context switch
- Flaw is that a program's memory must reside in a large chunk of physical memory. **Paging** can distribute a program's memory.



### Pages are contiguous blocks of memory



- Pages are *usually* all the same size
  - Configurable by the OS (at boot time) from 4 kb to 4 Mb
- *High bits* of virtual address identify the page
- *Low bits* identify the offset within the page
- Larger pages lead to:
  - More low bits identifying offset
  - Fewer high bits identifying page#

# Physical memory is split among multiple processes



- OS needs a *policy* for splitting physical memory among competing processes
  - (We'll discuss memory management policies in a later lecture.)
- CPU needs a *mechanism* to implement that policy
  - At runtime the CPU translates every virtual address mentioned by user code into the appropriate physical address.

#### Page table translates virtual to physical addresses



- Just need to translate the page numbers
  The high bits of the virtual address
- The simplest type of page table is an array of physical addresses, one for each virtual page. (Linear page table)
  - Special values can be used to indicate that page has never been used or is on disk.
- To switch process contexts, just switch to a different page table
  - Different page table will cause the program to access a totally different set of physical memory locations.

#### Address translation

- Recall that the high bits of a virtual address refer to the page number, and low bits refer to the offset within that page
- System must translate virtual page numbers to physical frame numbers







Process 2

Stored in kernel memory

# Changing page tables

- Intel CPUs' **%CR3** register stores the page table's address.
  - Cannot be changed in user mode.
- OS kernel changes the %CR3 value when switching processes.
- CPU will use the page tables to translate address of every single memory access
  - Except the OS's boot code uses physical addresses directly to set things up.



### Inactive process state in xv6's proc.h

 pde\_t\* pgdir points to this process' page table

62	<pre>// Per-process state</pre>	
63	<pre>struct proc {</pre>	
64	uint sz;	<pre>// Size of process memory (bytes)</pre>
65	<pre>pde_t* pgdir;</pre>	// Page table
66	<pre>char *kstack;</pre>	<pre>// Bottom of kernel stack for this process</pre>
67	<pre>enum procstate state;</pre>	// Process state
68	<pre>volatile int pid;</pre>	// Process ID
69	<pre>struct proc *parent;</pre>	// Parent process
70	<pre>struct trapframe *tf;</pre>	<pre>// Trap frame for current syscall</pre>
71	<pre>struct context *context;</pre>	<pre>// swtch() here to run process</pre>
72	<pre>void *chan;</pre>	<pre>// If non-zero, sleeping on chan</pre>
73	<pre>int killed;</pre>	<pre>// If non-zero, have been killed</pre>
74	<pre>struct file *ofile[NOFILE];</pre>	// Open files
75	<pre>struct inode *cwd;</pre>	// Current directory
76	<pre>char name[16];</pre>	<pre>// Process name (debugging)</pre>
77	};	

#### Context switch in xv6

#### In vm.c and proc.c

```
// Switch TSS and h/w page table to correspond to process p.
171
      void
      switchuvm(struct proc *p)
      {
        pushcli();
        cpu->gdt[SEG_TSS] = SEG16(STS_T32A, &cpu->ts, sizeof(cpu->ts)-1, 0);
        cpu->gdt[SEG_TSS].s = 0;
        cpu->ts.ss0 = SEG_KDATA << 3;</pre>
        cpu->ts.esp0 = (uint)proc->kstack + KSTACKSIZE;
        ltr(SEG_TSS << 3);</pre>
        if(p->pgdir == 0)
         panic("switchuvm: no pgdir");
      lcr3(PADDR(p->pgdir)); // switch to new address space
        popcli();
```

// Per-CPU process scheduler.
<pre>// Each CPU calls scheduler() after setting itself up.</pre>
<pre>// Scheduler never returns. It loops, doing:</pre>
// - choose a process to run
<pre>// - swtch to start running that process</pre>
<pre>// - eventually that process transfers control</pre>
<pre>// via swtch back to the scheduler.</pre>
void
scheduler(void)
{
<pre>struct proc *p;</pre>
for(;;){
<pre>// Enable interrupts on this processor.</pre>
<pre>sti();</pre>
<pre>// Loop over process table looking for process to run.</pre>
<pre>acquire(&amp;ptable.lock);</pre>
<pre>for(p = ptable.proc; p &lt; &amp;ptable.proc[NPROC]; p++){</pre>
<pre>if(p-&gt;state != RUNNABLE)</pre>
continue;
<pre>// Switch to chosen process. It is the process's job</pre>
<pre>// to release ptable.lock and then reacquire it</pre>
<pre>// before jumping back to us.</pre>
proc = p;
<pre>switchuvm(p);</pre>
p->state = RUNNING;
<pre>swtch(&amp;cpu-&gt;scheduler, proc-&gt;context);</pre>
<pre>switchkvm();</pre>
<pre>// Process is done running for now.</pre>
<pre>// It should have changed its p-&gt;state before coming back</pre>
proc = 0;
}
<pre>release(&amp;ptable.lock);</pre>
}
}

#### Actually, Intel x86 supports more complex VM schemes



#### ...and even more complex schemes



CPU behaviors configured by the OS

Most importantly:

- Interrupt tables %IDTR
- Page tables %CR3
- Store tables in kernel memory
- Store pointers to tables in control registers



# The many benefits of Virtual Memory & Paging

- Program code need not worry about:
  - where in memory it will run
  - the size of physical memory
  - Compiler and Loader's job is now much easier
- Process memory is isolated & secure (assuming pages table entries point to unique locations) Changing page tables is a privileged instruction
- Can efficiently share memory between processes when desired (just make page table entries for two processes point to same physical page)
- Can run programs needing more memory than we physically have (by swapping to disk)
- Can build a machine with more memory than is addressable by programs (eg., "physical address extension" on 32-bit Intel processors)

# Page table entries (PTEs) in detail (32-bit Intel x86)

- PTEs just need the high bits for the physical frame number
- Low bits can be set by kernel to control access, etc.
- Hardware will automatically check these bits when "walking" the page table for a memory access.

Last 3 bits control user program's permission to use this page

Page-Table Entry	(4-КВу	te Pa	ag	e)								
1	12	11	9	8	7	6	5	4	3	2	1	0
Page Base Address		Avai	I.	G	0	D	A	P C D	P W T	U / S	R / W	F
Available for system programmer's u Global page Reserved (set to 0) Dirty Accessed Cache disabled Write-through User/Supervisor Read/Write Present	use											

# How OS controls virtual memory (x86)



# Complete view of paging (from xv6 book)



# Recap

- Introduced about *Virtual Memory*
- Showed the details of *page tables* and page table entries (PTEs)
  - High bits translate from virtual page number to physical page number.
  - Low bits in the PTE are used to indicate present/rw/kernel page.
- During a context switch, kernel changes the **%CR3** register to switch from the page table (VM mapping) of one process to another.
- Next time:
  - Page faults
  - Page table performance optimizations